ABSTRACT A theoretical study that highlights the dielectric constant modulation effect of the surrounding environment material (EM) on 2-D semiconductor devices is presented. With graphene nanoribbon as the vehicle, it is shown that the dielectric constant of the EM can remarkably affect the electrical profiles inside the 2-D material. Using numerical simulations, the effects are illustrated with an unbiased PN junction. The electric potential, electric field, and depletion width are modulated with the EM. Changing the dielectric constant of the EM can be viewed qualitatively as changing the dielectric constant of the 2-D material. It is also demonstrated that the performances of both the MOSFET and the tunnel FET can be boosted with the dielectric engineering of the EM. A new physical insight into the dielectric engineering of 2-D semiconductor devices is presented, which can be utilized to optimize the device performance. Dielectric, 2D material, PN junction, MOSFETs, tunnel FETs (TFETs).
I. INTRODUCTION
Dielectric engineering is an important method in the performance optimization of semiconductor devices [1] - [9] . Dielectric constant modulation effect has been utilized in biosensors [10] , [11] . These previous works have generally focused on the regulation of the coupling between the gate and the semiconductor material because the gate creates the strongest electric field in the device. Moreover, physics-based analytical models have been developed for both MOSFETs [12] - [14] and tunnel FETs (TFETs) [7] of 3D materials. Using the characteristic length parameter [7] , [12] - [14] , it can be easily found that the device performance characteristics depend on the dielectric constant and thickness of the gate oxide.
2D semiconductor materials have been extensively studied recently for offering atomically thin channels for the next-generation electronic devices [15] - [22] . Many novel 2D materials have been explored in both theoretical [17] - [21] and experimental [15] , [16] , [22] works. These new materials are chosen by the researchers mostly due to their electrical and mechanical properties, such as the band structure and the carrier mobility.
It is important to note that the dielectric constants of these 2D materials are also different from one another. As a fundamental and important material parameter in semiconductor devices, the dielectric constant determines the strength of the charge interactions and affects the device characteristics. Nevertheless, it cannot be used in device optimization because it is not tunable as a material parameter. In 2D materials, some physical properties (e.g., the carrier mobility, and the electric flux [21] ) can be remarkably modulated with the surrounding environment material (EM) due to the peculiar topology, as has been investigated theoretically [21] and verified by experimental data [22] . The internal mechanism is consistent with the compact models of 3D devices [7] , [12] - [14] that the boundary conditions of the physical equations are affected by the EM. However, an explicit easily understood design rule is yet to be extracted for the 2D devices.
In this paper, it is suggested that dielectric engineering with the EM can be exploited in 2D semiconductor devices. This can be alternatively viewed as the dielectric constant modulation of the 2D semiconductor material. This modulation effect is fundamental and has a profound impact on 2D devices. Therefore, a new perspective of non-gate dielectric engineering is proposed with the dielectric constant modulation of 2D semiconductor using the surrounding EM. The device performances can be notably regulated with this method. Thus, a new design space is put forward for 2D devices.
II. OPERATING PRINCIPLE AND ITS IMPACT ON THE PERFORMANCES OF 2D DEVICES
The PN junction is the fundamental structure of a semiconductor device. The dielectric constant tuning phenomenon is first illustrated using an unbiased PN junction, and then demonstrated with both a MOSFET and a TFET. In this paper, graphene nanoribbon (GNR) is used as the vehicle of the 2D semiconductor. The PN junction and the devices are studied with numerical simulations using NanoTCAD ViDES [23] , [24] . The device characteristics are obtained using the self-consistent solution [24] of the open boundary Schrodinger equation and the 3D Poisson equation. The quantum ballistic carrier transport model is adopted in solving the Schrodinger equation within the mode space nonequilibrium Green's function formalism [25] , [26] , and the scattering effect due to random dopants or surface roughness is not included. The atomistic nearest-neighbor p z orbital tight-binding Hamiltonian [26] is used to describe the GNR band structure.
A. SIMPLE UNBIASED PN JUNCTION
In classical textbooks (e.g., [27] ) of semiconductor physics, the maximum electric field E max and the depletion width w are the typical characterization parameters of a PN junction. Both of these depend on the dielectric constant of the semiconductor (ε s ). The maximum field E max is expressed as
where q is the electron charge, and N is the equivalent doping density of both the P-type and N-type regions for simplicity. The depletion width w is given by
where V Bi is the built in band offset. Note that both (1) and (2) are used here only for qualitative analysis, as they are obtained with the full-depletion approximation for the 3D semiconductor [27] rather than 2D materials. As a material parameter, ε s cannot be adapted to the requirements of device engineering. By contrast, it is relatively easy to change the dielectric constant of the EM (ε e ).
As shown in Fig. 1 , a PN junction of the 2D material is embedded in the EM. The thickness of the 2D semiconductor is t s and that of the EM (t e ) is much larger than t s . Both the free and fixed charges of the 2D material are treated as point charges in the simulation. The values of t s and t e determine the interface between the 2D semiconductor and the EMs within the Poisson equation. The simulation parameters are as follows. The thickness of the GNR (t s ) is 0.35 nm [28] . The dielectric constant of GNR (ε s ) is 4 [29] . Since there is a large variety of low-k [30] and high-k [31] materials with different dielectric constant values, several ε e values (1, 2, 4, 9, and 15) of the EM are used in the simulations. A 50 nm length N=16 armchair edge GNR (A-GNR) [32] with the width of 1.9 nm is simulated. The band gap determined by the chirality and ribbon width is approximately 0.7 eV. 25 nm of the GNR is P-doped, and the other 25 nm is N-doped. The doping density of both the donors and acceptors is 3.8×10 12 /cm 2 . An ideal abrupt junction is considered. The GNR PN junction is embedded in an EM with the thickness of 10 nm (t e = 5 nm).
The obtained electric potential profiles and the electric flux lines of the central area of the GNR PN junction are shown in Fig. 2 . It can be seen that the value of ε e has a large impact on the electrical profiles. Although the value of ε s (of the 2D semiconductor) is intact and only ε e (of the EM) is changed, the space distribution of the electric flux lines changes remarkably within both the 2D semiconductor and the EM. The curvature of the flux line is altered abruptly on the boundary between the 2D semiconductor and the EM. Since the charge distribution interacts with the electric field, the electric potential profiles are also affected by the EM. For easy comparison, the electric potentials of the same area with different EMs are depicted with the same color bar in Fig. 2 . It can be found that the electric potential changes much more gradually when embedded in the high-k EM (HKEM), and changes abruptly in the low-k EM (LKEM).
The maximum electric field and the depletion width as the functions of ε e are shown in Fig. 3 . With the increase in the value of ε e , the maximum field decreases, and the depletion width increases. As there are various 2D materials, the simulated semiconductor thickness (t s ) is varied gradually from a smaller value of 0.2 nm to a larger value of 1 nm. For the smaller thickness, this dielectric constant modulation effect becomes more notable, and vice versa. Therefore, the effect of the surrounding dielectric material is trivial in 3D materials and becomes important in 2D materials.
As a reference, the dependences of the maximum electric field and the depletion width on the dielectric constant of the 326 VOLUME 6, 2018 2D material (ε s ) are shown in Fig. 4 , which are qualitatively consistent with (1) and (2) . The value of t s is also varied. Obviously, when the thickness of the 2D material is smaller, the impacts of the value of ε s on E max and w become reduced, and vice versa. Comparing Figs. 3 and 4 , it can be seen that the variation tendencies of E max and w with ε e are similar to ε s . That is, an increase in the value of ε e can be regarded alternatively as an increase in the value of ε s . Therefore, we can use some simple qualitative rules from an engineering perspective. For example, LKEM should be used if a high electric field is needed, if a fast-changing electric potential is needed, or if the source/drain to channel coupling should be restrained.
B. IMPACT OF EM DIELECTRIC ENGINEERING IN 2D DEVICES
To obtain a better physical insight, the EM dielectric modulation effects are demonstrated with MOSFETs and TFETs.
To distinguish the EM dielectric modulation effect from the well-studied gate dielectric engineering effect, the single gate structures are considered. The simulated device structures are consistent with those studied in [18] and [19] and are also compatible with the structures used in [17] and [20] , except for the change from the double-gate to the single-gate. The N-I-N MOSFET and the P-I-N tunnel FET are shown in Fig. 5 (a) and (b), respectively. The EMs in region I, II and III are varied as depicted in Table 1 , whereas the gate dielectric is kept the same. The performances of the devices are modulated with the EMs that are different from the previous work on gate dielectric engineering. There are three configurations for each device. They are high-k (HKEM), low-k (LKEM), and hetero dielectric (HTEM) configurations. The default parameters are as follows. SiO 2 is used as the gate oxide with the thickness (t ox ) of 0.6 nm. The thickness of the EM (t e ) is 5 nm. large drain length in the TFET is used to ensure that the band profile can decay to the equilibrium state smoothly for all the drain/gate bias conditions. The asymmetric source/drain doping and underlap are used to restrain the off current. We note that these device structures are used here only for the demonstration of the EM dielectric modulation effects. The real fabrication of such a device may be very difficult with the current technology.
In the MOSFETs with a short channel, the direct tunneling current and the source/drain-channel parasitic capacitance are the main obstacles [17] . Both effects can be tuned with the EM. The off state band diagrams and the corresponding current spectrum are shown in Fig. 6 (a) and (b) . As seen in Fig. 6 (a) , the barrier of the HKEM structure is thinner than that of the LKEM structure due to the enhanced source/drain-channel coupling. As shown in Fig. 6 (b) , two peaks are observed and denoted with the green ellipses in the current spectrum. The peak below the barrier top corresponds to the direct tunneling, and the peak above the barrier top is due to the thermal current. The thermal current can be modulated with the in-channel barrier controlled with the gate voltage. By contrast, the direct tunneling current through the in-channel barrier cannot be controlled with the gate and needs to be restrained as much as possible. Obviously, the thin barrier in the HKEM structure leads to the large tunneling current peak. In the HTEM structure, the low-k EM around the source/drain reduces the source/drain-channel coupling. The band diagrams rise sharply at the source/drain area within the low-k EM region, and the band diagrams around the barrier top within the high-k EM region change gently, guaranteeing higher barrier opacity. Therefore, the HTEM structure with the thickest barrier is the best one concerning the most restrained direct tunneling current.
In the TFETs, the tunneling probability is determined by the tunnel width, which can be tuned by the band diagram slope using the EM. The on state band diagrams and the current spectrum are shown in Fig. 6 (c) and (d) , respectively. It can be seen that the low-k EM region at the source side 328 VOLUME 6, 2018 of the LKEM and the HTEM structure makes the band diagrams changes sharply around the source side as denoted with the green ellipse in Fig. 6 (c) . The abrupt band slope leads to a small tunnel width, and a large current as shown in Fig. 6 (d) . Therefore, the spectrum current peaks of the LKEM and HTEM structures are notably larger than those of the HKEM structure. On the other hand, the high-k EM region at the drain side of the HKEM and the HTEM structure makes the band diagrams changes slowly on the drain side, which will affect the off state current profiles. As seen in Fig. 7 (b) of the transfer curves of the TFETs, the HKEM and HTEM structures show similar subthreshold performance with a steeper subthreshold slope than the LKEM structure. We note that in the simulations for Fig. 6 , the gate work function and the bias conditions are the same for different structures. When the work functions of the gate are varied according to the off current, the obtained transfer characteristics are depicted in Fig. 7 . With the EM dielectric engineering, the on current increases to 5.5× higher in the MOSFET and 3× higher in the TFET. The MOSFET performances are affected by the direct tunneling current and source/drain-channel parasitic coupling. The TFET performances are affected by the band diagrams slope. The performances of these 2D devices are notably altered with the environment materials. This non-gate EM dielectric engineering is due to the modulation of the electrical coupling and electric field inside the 2D layer and is different from the gate dielectric engineering based on the modulation of the gate controlling.
III. DISCUSSION
In summary, the electric coupling inside the 2D semiconductor layer can be affected by the surrounding environment material due to the extremely small thickness. This effect is trivial in 3D materials and is notable in 2D materials.
According to the numerical simulations, a well-designed device structure with the combination of high-k and low-k EMs yields the best performance. This result is similar to the previous works on hetero-gate-dielectric engineering [2] , [3] , [6] . However, considering the technology difficulty of the deposition of hetero-dielectric EMs on a nanoscale 2D membrane, the application of a homodielectric EM is more attractive. According to the new approach of EM dielectric engineering, the low-k EM can be used to enhance the electric field in the 2D material and is favorable to 2D MOSFETs and TFETs.
We note that the quantum ballistic transport model is used in this paper. Generally, the ballistic or quasi-ballistic carrier transport approximation is valid [33] when the semiconductor lattice is defect-free at a deep-sub micron or nanoscale dimension. When the carrier scattering is heavy, a carrier mobility modulation effect due to the EMs is present for 2D materials [21] . Such an effect is beyond the scope of this work and has been neglected. It should be accounted for when the device is larger than the mean free path of carriers, or the fabrication is far from ideal.
Novel 2D materials and the devices with their combination have been fabricated at the laboratory scale [15] , [34] . The synthesis and handling of layered 2D materials are still in their infancy. With the rapidly accumulated knowledge regarding the fabrication and realization of 2D materials in the future, dielectric engineering with the EMs may become practical. There are several likely approaches for using this principle, such as the orientation manipulation of large molecules [10] and the stacked [7] or layered [15] dielectric materials.
IV. CONCLUSION
In this paper, it is shown that the dielectric constant of the environment material has a large impact in 2D semiconductors. A new insight into the dielectric engineering of 2D semiconductors is provided, based on a method other than the traditional gate oxide engineering. This approach may be useful in 2D device optimization with the rapidly improving fabrication technology. The design rule can be understood as the changes in the dielectric constant of the environment material being viewed alternatively as the changes in the dielectric constant of the 2D semiconductor material. This may enable a new design space and optimization method for 2D devices. VOLUME 6, 2018 329
